PCT

; [

;

1---

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

		(11) International Publication Number: WO 92/0198
G06F 13/00, 15/20	A1	(43) International Publication Date: 6 February 1992 (06.02.9
 (21) International Application Number: PCT/US9 (22) International Filing Date: 16 July 1991 ((30) Priority data: 554,140 16 July 1990 (16.07.90) 	16.07.9	Dean natent) BR CA CU (European natent) DE (European
 (71) Applicant: TEKSTAR SYSTEMS CORPORATIO US]; 2415 Parkview Road, Middleton, WI 53562 (72) Inventor: ELAM, Daryl, B. ; 8503 Fairway Place, J on, WI 53562 (US). (74) Agent: CURFISS, Robert, C.; Andrus, Sceales, S Sawall, 100 East Wisconsin Avenue, Suite 1100, 2 kee, WI 53202 (US). 	2 (ŬS) Middle Starke	5/ Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt amendments.
54) Title: INTERFACE SYSTEM FOR DATA TRA HOST PROCESSOR BACKPLANE	ANSFI	ER WITH REMOTE PERIPHERAL INDEPENDENTLY OF
$\begin{array}{c} \text{ROM} \\ \hline \\ $		20 H OHIP CATA EXCHANCE BUFFERS H OHIP H OH
7) Abstract	backp	lane bus (40) of a host computer (30) permits the transmission of peed function add-in peripherals (60). The data is transmitted at

+ DESIGNATIONS OF "SU"

It is not yet known for which States of the former Soviet Union any designation of the Soviet Union has effect.

	• FC	OR THE P	URPOSES OF INFORMATION O	NLY	
appli	Codes used to identify St cations under the PCT.	ates party	to the PCT on the front pages	of pamphl	ets publishing international
AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	FI	Finland	ML.	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GN	Guinca	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL.	Poland
CA	Canada	IT	Italy .	RO	Romania
CF	Central African Republic	JP	Japan	SD	Sudan
CC	Congo	KP	Democratic People's Republic	SE	Sweden
СН	Switzerland		of Korca	SN	Senegal
Ci	Côte d'Ivoire	KR	Republic of Korea	SU+	Soviet Union
СМ	Cameroon	L	Liechtenstein	TD	Chad
cs	Czechoslovakia	LK	Sri Lanka	TG	Togo
DE	Germany	LU	Luxembourg	US	United States of America
DK	Denmark	MC	Monaco		

INTERFACE SYSTEM FOR DATA TRANSFER WITH REMOTE PERIPHERAL INDEPENDENTLY OF HOST PROCESSOR BACKPLANE

BACKGROUND OF THE INVENTION

Field of the Invention

The invention relates to a means and method for bypassing standard computer interface backplanes in order to increase the data transfer rate between the host computer and a remote system.

Description of the Prior Art

10

15

It has long been recognized that the use of personal computers (PCs) is generally limited by their inability to perform certain functions in a high-speed, efficient manner. This leaves the users of certain special purpose high-speed function add-in peripherals with the choice of adapting to a slow, cumbersome processing operation, or of using a far more expensive mini-computer or mainframe system at many times the cost of a PC whenever efficiency and/or speed is a key factor in the operation.

The backplane bus bandwidth is the most 20 significant factor in restricting the usefulness of high-speed add-in system components which require use of the backplane to communicate with a system central processing unit (CPU). Such components are most efficient when data transfer can be accomplished at the 25 data transfer rate of the CPU rather than at the transfer rate of the backplane. The bandwidth limitations are most pronounced when there is a large discrepancy between the peak data transfer rate capabilities of the system CPU and the backplane bus. 30 Over the years, this discrepancy has become greater and greater, as new generations of new CPUs are introduced far more often than new generations of backplane buses. As CPU capability and speed increase, the backplane becomes the limiting factor in using the CPU 35 with add-in systems to perform more complex tasks.

The primary reason that backplane design lags CPU development is the requirement for standardization. The Institute of Electrical and Electronic Engineers (IEEE) has established standards for backplane architecture which permit numerous manufacturers to design add-in systems for a variety of host CPUs with a high degree of certainty that the mixing and matching of such systems and CPUs will result in an operable system. While this approach assures flexibility, the tradeoff is a lack of efficiency.

In an effort to overcome this, more of the functions benefiting from high speed data transfer are being incorporated onto the host CPU board to avoid using the backplane bus as a communication device. Examples that have become accepted are numerics coprocessor chips, mass storage controllers, video controls and local network interfaces. Physical limitations of the host CPU board render continuing movement in this direction impractical, if not impossible.

The present invention is intended to permit a wide variety of add-in systems to operate at a high data transfer rate by bypassing the backplane of the host processor without the requirement that the add-in system be physically located on the CPU board. The invention takes advantage of the availability of the functional signals connected to and available at sockets generally provided in the standard CPU board. The invention uses the available sockets to permit development of a communications interface to shunt around the backplane bus. An adapter and data processing logic are connected to a selected data access point to provide a data transfer path for connecting the host CPU with the add-in systems. By

5

10.

15

25

20

using the invention, the data transfer rate can be increased by a factor approaching a magnitude over the capability of the backplane.

SUMMARY OF THE INVENTION

The present invention comprises a means and method for circumventing the limitations of the data communications speed of standard computer interface The backplane bus restricts the usefulness of a buses. certain class of add-in system components, generally in the form of add-in circuit boards, which use the backplane bus to communicate with the system CPU. This class is characterized primarily by the desirability to tranfer data to and/or from the system CPU as quickly and efficiently as possible. The invention utilizes the standardization of the signal connections in the system CPU and/or other peripheral sockets in the CPU board as a convenient location to access the required signals and shunt around the system backplane bus. This may be accomplished by inserting a small socket adapter into the selected socket and then relocating the displaced chip into a similar socket provided on the adapter. In this manner, the protocol established between the displaced chip and the host CPU is maintained and the adapter borrows the data available from the CPU at the socket. Thus, the accessing schemes and handshake protocol of the original, now displaced chip are preserved and the host CPU operates as if it is communicating only with the chip. The signals which are available are then lifted from the socket by the adapter for communicating with the remote add-in system.

In an alternative embodiment, the interface includes dedicated interface logic which duplicates the protocol and accessing schemes of the host CPU or the

20

15

5

10

25

displaced chip. This permits direct communication between the host CPU and the adapter circuitry without the use of the displaced chip.

The adapter provides a hard wired system which electrically connects the required signals available at the selected data access point to a remote add-in system to provide a high speed data transfer bus. The only additional electrical connections required other than those available at the selected socket may be the DC power and ground lines which can be taken directly from the standard backplane.

By way of example, the standard PC backplane, known as an Industry Standard Architecture (ISA) backplane, or alternatively, as the IBM PC-AT bus, provides a data path which is 16 parallel bits, the maximum recommended backplane clock speed being 8 megahertz (MHz). The fastest backplane transfers require 4 clock cycles, yielding a peak bandwidth of 4 megabytes per second. Using the present invention with a 33 MHz clock speed requires the same 4 clock cycles per transfer as is standard. The invention yields a data transfer rate of 33 megabytes per second, an over 8-fold improvement. In the example, an Intel 80386 The invention may be adapted microprocessor is used. to interface with most available microprocessors, numeric chips and other generally available sockets or access points, provided the CPU provides at the socket all signals required by the add-in board. The adapters may be stacked or "piggy-backed" on top of one another to permit multiple add-in boards simultaneously The particular function of utilizing the same socket. the add-in system is incidental to the invention as long as the signals required to operate the add-in system are available at the adapter socket.

The various advantages and features of the

10

5

20

25

15

invention will be readily apparent from the accompanying drawings and description of the preferred embodiment.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a general block diagram of a host processor in combination with a special purpose highspeed function peripheral add-in and an interface unit incorporating the teachings of the present invention.

Fig. 2 is a detailed flow chart of the interface device illustrated in Fig. 1.

Fig. 3 is a diagram of a typical (prior art) state machine which may be an integral part of the interface device shown in Figs. 1 and 2.

Figs. 4-13 are a schematic diagram of a data transfer interface device made in accordance with the teachings of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENT

As shown in Fig. 1, the present invention includes an adapter 20 and a data transfer device or circuit 50. In the embodiment illustrated, the CPU of a standard PC such as, by way of example, an IBM PC-AT compatible system having an Intel 80386 microprocessor 30, includes a standard memory interface 32 and main PC memory 34, typical onboard interfaces 36 and typical onboard peripherals 38. A standard system backplane interface 40 is used to provide communication between the CPU 30 and the backplane 42 for providing data transfer to and from the add-in cards 44.

Typically, the PC will include numerous peripheral sockets such as, by way of example, the extended math chip (EMC) socket 46 adapted for receiving a standard numerics chip 48 such as, by way of example, the Weitek 3167 or the Intel 80387 math

25

30

5

10

20

15

chip. The math chip interface logic circuitry 49 is also provided to control communication between the PC and the math chip.

The subject invention is specifically adapted for connecting the CPU 30 to special purpose high-speed function (SPHSF) add-in systems 60, bypassing the system backplane 42 by utilizing the direct connections to the full speed CPU signals via the math chip socket 46. The math chip socket of the CPU is a convenient place to gain access to the signals needed for the high-speed direct interface. However, the adapter could also be placed directly on the CPU chip or at any other convenient location on the main CPU circuit board where direct access to the required CPU signals can be gained.

As shown in Fig. 1, adapter 20 includes a math chip socket adapter 22 which is connected directly to the math chip socket via a standard plug and socket arrangement which is designed to mate with the math chip socket 46 provided in the PC. The adapter provides a direct communication link between the math chip socket and the data transfer device 50. The adapter can physically be plug compatible with the math chip socket and coupled to ribbon cables or the like which are, in turn, in direct communication with the data transfer device 50. As an option, the math chip 48 may be plug compatible with the adapter. The math chip interface logic 24 may be located on the adapter 20 or may be remote and coupled via the cable.

The protocol and accessing schemes provided in the math chip is preserved in one of three alternative methods when in utilizing the present invention. In the first, the math chip 48 is simply removed from the math chip socket and reinserted in the math chip socket adapter 22 in parallel with the data

15

10

5

20

25

30

6.

transfer logic device 50, whereby the PC continues to communicate directly with the math chip and the adapter "picks off" the signals in a passive or non-invasive manner and transmits them to the data transfer circuit In the second method, the math chip interface 50. signal emulation logic circuit 24 emulates the accessing and signal protocol scheme of the math chip to duplicate those of the math chip, whereby the CPU communicates with the adapter as if it were a math In a third method and as described herein, the chip. math chip is only emulated to the degree necessary to permit communication with the CPU. The system has distinct interface characteristics, only emulating as much as necessary of the math chip to permit communication.

7.

The physical configuration of the socket adapter is not critical to the function of the invention except for the requirement that the pin and socket arrangement of the adapter must be compatible with the selected data access point on the CPU board. The adapter may be a structural part of the special purpose circuit board including the math chip interface signal emulation logic 24 and the data transfer logic 50, or it may be remote from the board and connected to it by using cables. Likewise, the SPHSF 60 may be plugged directly into the adapter and/or data transfer board or may be plugged into a socket which then communicates via cable with the data transfer board. The signals to be transmitted from the host CPU 30 to the SPHSF 60 are communicated to the data transfer device 50 via the adapter 20. The signals to be transmitted from the SPHSF 60 to the CPU 30 are communicated to the data transfer device 50 directly from the SPHSF 60. Data exchange buffers 54 receive the data at the rate it is generated and supply it to

5

10

15

20

25

30

the receiving processor on demand at the rate it can be used. This permits use of asynchronous CPUs and SPHSF The data exchange interface logic device 56 provides interfacing and control logic for controlling the buffer function in response to the CPU 20 and SPHSF 60.

5

10

15

20

25

30

An expanded diagram of the data exchange circuitry 50 is illustrated in Fig. 2. As there shown, three primary communication paths exist between the adapter 20 and the data exchange circuitry 50. The first is a host PC data bus 25 which directly links the CPU signals present at the math socket with the exchange circuitry 50. The host PC control bus 26 provides a path for communication of the various control signals between the CPU 30 and data exchange interface logic 56. In addition, PC address bus 27 and "selected" signal line 28 provide for the address and selection signals to be transmitted between the PC and the data exchange circuitry via adapter 20. The data transfer and control signals between the data exchange circuit 50 and the SPHSF 60 are provided at buses 51 and 52 and 33, respectively. The data transfer rate is at the respective processing rate of the SPHSF 60 and the host CPU 30. By using this scheme, the CPU and the SPHSF can transfer data to and from each other at the speed of each of the systems, rather than at the speed permitted by standard backplane architectures.

By way of example, by using the adapter 20 and the data transfer circuitry 50 of the present invention, an over 800% advantage can be gained in data transfer rate (DTR) over that available from a standard IBM PC-AT bus. Using the following formula to determine data transfer rate in megabytes per second (MBs):

g.

$$DTR = \frac{RxWx(1-L)}{Cx8}, \text{ where}$$

R	=	the bus clock rate in megahertz,
W	=	the width of the data bus in bits,
Γ.	=	the loss due to refresh,
С	=	clock periods per transfer, and
8	=	the number of bits per byte.

Assuming the fastest uni-directional software instructions are used for data transfer and that these are the "string move" instructions of the Intel 386 CPU for an IBM PC-AT such as, by way of example, "REP MOVSW", and the effects of the PC main memory refresh are equal in both cases, the following calculations can be made:

For the PC-AT Bus:

	DTR =	RxWx(1-L)
20		Cx8

$$= \frac{8 \times 16 \times (1 - .03)}{4 \times 8}$$

25 - = 3.88 mbs

 $DTR = \frac{RxWx(1-L)}{Cx8}$

5

<u>33x32x(1-.03)</u> 4x8

= 32.01 mbs

10

Thus, for the specific example, the invention provides an increase in data transfer rate of

 $\frac{32.01}{3.88}, \text{ or } 825\%$

Basically, the data exchange circuit 50 operates as a buffer for storing data produced by the host CPU 30 and the SPHSF 60. The buffers 54 collect information as quickly as it is produced and release it 20 on demand, as needed. The interface logic 56 monitors the SPHSF 60 and the buffers 54 to determine when the buffers are ready to receive data and when the buffers have data available to transfer relative to the The host CPU interface logic 57 communicates SPHSF. 25 with the math chip socket adapter and through it with the host CPU 30 to similary monitor and determine when the buffers are ready to receive and/or transfer data relative to the host CPU.

30 With specific reference to the exchange buffers 54, the preferred embodiment employs two FIFO registers 100, 102. The FIFO 100 receives data from the host CPU 30 via the adapter 20 and makes it available to the SPHSF 60. The FIFO 102 receives data from the SPHSF 60 and makes it available to the host

CPU 30 via the adapter 20. The dual port RAM 104 which allows both the host CPU 30 via the socket adapter 20 and/or the SPHSF 60 to read and write data autonomously and asynchroncusly in at random addresses. The dual port RAM provides substantial flexibility in the data exchange sequence. The SPHSF, for example, accesses stored data at random as needed, or can "look" at data in the RAM without deleting it. The host can, for example, enter and change commands in the RAM whether or not the SPHSF ever accesses or utilizes the them. The FIFOs are each one-way circuits, as their name implies, and whatever data goes in, comes out in the same order.

If the SPHSF is of the type including a programmable component such as a microprocessor, then the host CPU is adaptable to provide instruction codes to the programmable component via the data exchange circuitry. Specifically, the data exchange circuitry is operable to transfer not only operand data but instruction codes and commands, as well.

In order to make the transfer scheme functional when plugged into the math chip socket, the data exchange circuitry must be able to communicate with the host CPU 30. This can be accomplished by using one of the three following methods:

- (1) The numerics chip may be plugged into the adapter, whereby the CPU 30 continues to communicate directly with the numerics chip and the data available at the adapter is lifted from the chip socket for use by the data exchange circuitry and the SPHSF;
 - (2) The math chip interface signal emulation logic circuitry 24 includes logic for duplicating

11

5

10

15

20

25

the protocol and accessing schemes of the numerics chip to simulate the identity of the numerics chip, permitting the host CPU 30 to function as if it were communicating directly with a standard numerics chip; or

(3) The data exchange circuitry can have a distinct identity provided that specific signals present in the math chip are handled in a manner compatible with the host CPU, i.e., the interface emulates the selected, required minimum protocol of the math chip while ignoring superfluous signals not relevant to the SPHSF.

An example for providing signal emulation is 15 incorporated in the state machine shown in Fig. 3 which is the architecture for a typical state machine for the Intel 80386 microprocessor is illustrated in Fig. 3. The information for creating the state machine is directly available from the Intel 80386 Users Manual. 20 The state machine logic is loaded into PLD circuits provided in the math chip CPU control logic circuitry The math chip CPU control logic circuit 108. communicates directly with the host CPU 30 through the math chip socket adapter 20 and emulates protocol and 25 accessing schemes of a numerics chip, permitting the CPU 30 to function as if it were communicating with the numerics chip.

The math chip CPU control logic 108 30 communicates directly with the math chip socket to provide emulation. The address decoder is standard decoder architecture similar to that used in the numerics chip or other add-in function peripherals and provides the required handshaking signals between the 35 peripheral and the host CPU 30.

12

5

The SPHSF 60 can be any special purpose highspeed functional peripheral. The SPHSF may include a CPU 120 which is adapted for receiving and sending data signals to and from the host CPU 30. In the prior art systems, the SPHSF would have to communicate directly with the host processor through the standard backplane. Where the SPHSF was capable of providing high-speed functions, the system efficiency was entirely dependent upon the speed of the backplane. By using the subject invention, the data exchange circuitry can receive data between the SPHSF 60 and the host CPU 30 at the speed it is generated and supply on demand, as needed. The peak data transfer rate is the data utilization rate of the SPHSF. The SPHSF interface logic circuit 56 in the data exchange circuitry would be customized for each specific SPHSF. The SPHSF may be expandable and adapted to include additional peripherals, as illustrated by DRAM control 122 and DRAM expansion board 124.

It will be readily appreciated that the use of the data transfer scheme of the present invention permits utilization of special purpose high-speed functional add-in peripherals with stand alone computer systems, wherein the rate of data transfer between the SPHSF and the host computer is limited only by the speed at which both the host processor and the add-in peripheral generate and utilize data, rather than being limited by standard backplane architecture. This permits the user to buy a relatively inexpensive PC or other microprocessor based host system and add to it the data transfer system of the present invention for substantially less investment than required to purchase a mini-computer or a mainframe, permitting performance levels at mini-computer or mainframe speeds. For example, using the invention with a PC having an Intel

13

5

10

15

20

30

25

386 microprocessor and an SPHSF includes an Intel 80860 microprocessor, numerical processing sequences can be performed at about half the rate of a CRAY-1 supercomputer at less than 1% of the cost.

14

A detailed schematic diagram of a data transfer interface device made in accordance with the present invention is illustrated in Figs. 4-13. As illustrated, the cable connectors provide direct access to the host CPU signals and to other useful signals which can be utilized to provide the optimum interface between the host and the add-in SPHSF. In Fig. 4, the upper PLD Ul implements a state machine which tracks the state machine of the host CPU (Fig. 3) by monitoring the signals available via the cable from the adapter. The upper PLD also implements the required handshaking signals according to the host CPU's required protocol for the transfer of data to and from the host. The lower PLD U2 implements the control signals used to interface with the data exchange buffers and other control logic.

In Fig. 5, the PLD U3 implements the control logic for the exchange of data from the host CPU's side of the data exchange buffers. In this case, they control reading from and writing to FIFO and random access dual port memories. The other side of the FIFOs and dual port memories is written to or read from by the SPHSF. The PAL U4 performs the same functions as the PAL U3 except that this PAL performs it's functions on behalf of the SPHSF, and thus is connected to the logically opposite side of the various buffers and control circuits.

In Fig. 6, the four cable connectors P4, P5, P6 and P7 carry the host CPU data bus signals to and from the host CPU socket adapter. In this design there are 32 host data bits, but if there were more or fewer

20

25

5

10

15

data bits, then the number of buffer logic chips would simply be adjusted to the required number to match the data bus width of the host CPU. The signals on the right side of Fig. 6 are the latched data bus bits from the host CPU or the unlatched data bus bits from the data exchange buffers.

The FIFO circuits in Fig. 7 comprise the lower 32 bits of the SPHSF data bus, which are also the even 32 bit words of the host CPU. These FIFOs pass data unidirectionally from the host to the SPHSF. The FIFO circuits in Fig. 8 comprise the upper 32 bits of the SPHSF data bus, which are also the odd 32 bit words of the host CPU. These FIFOs pass data unidirectionally from the host to the SPHSF. The FIFO circuits in Fig. 9 comprise the lower 32 bits of the SPHSF data bus, which are also the even 32 bit words of the host CPU. These FIFOs pass data unidirectionally from the SPHSF to the host. The FIFO circuits in Fig. 10 comprise the upper 32 bits of the SPHSF data bus, which are also the odd 32 bit words of the host CPU. These FIFOs pass data unidirectionally from the SPHSF to the host.

The dual port RAM chips U25 and U26 in Fig. 11, and U27 and U28 in Fig. 12 are each one megabit memories organized as 64K by 16 bits and are of the fully asynchronous dual ported variety. All signals on the left sides of the chips are connected to the host CPU and/or host interface control circuitry, and vise versa, all signals on the right side are connected to the SPHSF. This provides a random access memory for applications and algorithms not well suited for the sequential nature of FIFOs. The RAMS U25 and U26 from the lower 32 bits and the RAMS U27 and U28 from the upper 32 bits of the dual port RAM 104.

The dual port RAM chips U27 and U28 in Fig.

5

10

15

20

25

12 are each one megabit memories organized as 64K by 16 bits and are of the fully asynchronous dual ported variety. All signals on the left sides of the chips are connected to the host CPU and/or host interface control circuitry, and vice versa, all signals on the right side are connected to the SPHSF unit. This provides a random access memory for applications and algorithms not well suited for the sequential nature of FIFOS.

The SPHSF shown in Fig. 13 is shown merely as an example and is a 64 bit high speed RISC processor which is to be used primarily as an accelerator for numerical computation intensive applications. The high speed interface to the host could be utilized for virtually any special function which would benefit from high data transfer rates. Examples would be mass storage controllers, signal processing sub-systems, image processors and the like.

While certain features and embodiments of the invention have been described herein, it will be understood that the invention includes all alternatives encompassed within the scope and spirit of the following claims.

16

15

10

5

CLAIMS

What is claimed is:

1. A host/peripheral interface for providing the transfer of data between a host processor and a remote special purpose high-speed system, the transfer means comprising:

a. an adapter for connecting said interface directly to a data access point associated directly with the host processor;

b. logic means in communication with the adapter for establishing protocol and access schemes acceptable to the host processor for signaling the host processor to send and receive data at the data access point; and

c. a data transfer device in direct communication with the adapter and the remote system for transmitting data between the host processor and the remote system at a data transfer rate equal to the rate said data is generated by the respective host processor and/or remote system.

2. The host/peripheral interface of Claim 1, the data transfer device further comprising:

a. a first buffer means in communication with the adapter and the remote system for receiving data generated by the host processor and for storing the data for release to or use by the remote system on an as-needed basis; and

b. a second buffer means in communication with the remote system and the adapter for receiving data generated by the remote system and for storing the data for release to or use by the host processor; and

3. The host/peripheral interface of Claim 2, further including a data exchange logic device in communication with the adapter, the remote system and the buffer means for signaling to each buffer means

5

10

15

5

5

5

when the remote system is ready to use or receive the data stored in the respective buffer means.

18

4. The host/peripheral interface of Claim 2, wherein each buffer means further comprises:

a. a first-in, first-out data storage ..device; and

b. a dual port memory in communication with the adapter and the host processor and the remote system.

5. The host/peripheral interface of Claim 4, each first-in, first-out register having a 512x64 configuration.

6. The host/peripheral interface of Claim 3, the host of the type generating control signals separate and distinct from the data signals, the data exchange logic device further comprising a control logic means for receiving the control signals and transmitting said control signals to the respective buffer means.

7. The host/peripheral interface of Claim 1, the host processor of the type including a standard extended math chip socket, the adapter further including means for connecting said interface device directly into said extended math chip socket.

8. The host/peripheral interface of Claim 7, the extended math chip socket connecting means further including means for connecting a numerics chip in the extended math chip socket in parallel with said host/peripheral interface device.

9. The host/peripheral interface of Claim 7, the logic means further including means for emulating the protocol and accessing schemes of a standard numerics chip.

10. A method for bypassing the backplane of a host processor when transmitting data between the host

5

5

processor and a remote special purpose high-speed addin system, comprising the steps of:

a. selecting a data access point on the host processor;

b. emulating the protocol and access schemes required for the host processor to send and receive data to the access point;


c. collecting and storing data generated and transmitted by the host processor and the remote system; and


d. using the stored data.

11. The method according to Claim 10, the host processor of the type including an extended math chip socket, wherein the signals generated and transmitted by the host processor are collected at said socket, and wherein the signals generated and transmitted by the remote system are transmitted to said socket.


19

5





SUBSTITUTE SHEET




•

•

FIG.4

:



HOST_CLOCK1HOST_READ_02HOST_READ_13HOST_READ_24HOST_READ_35HOST_WRITE_06HOST_WRITE_17HOST_WRITE_28HOST_WRITE_39HOST_FIFO_EMPTY10HOST_FIFO_FULL11SPHSF_FIFO_FULL13	FIG.5 U3 I1/CLK I2 I3 I4 I5 I6 I7 I8 I9 I10 I11 I11 I12 PLD		23 HOST_FIFO_READ_0 22 HOST_FIFO_READ_1 21 HOST_FIFO_WRITE_0 20 HOST_FIFO_WRITE_1 19 HOST_RAM_READ_0 18 HOST_RAM_READ_1 17 HOST_RAM_WRITE_0 16 HOST_RAM_WRITE_1 15 HOST_TO_SPHSF_INT 14 HOST_INT_ACK
SPHSF_FIF0_READ_0123SPHSF_FIF0_WRITE_0122SPHSF_RAM_READ_0121SPHSF_RAM_WRITE_0120SPHSF_T0_HOST_INT19SPHAF_INT_ACK18HOST_INT_ACK17HOST_RESET16HOST_FIF0_FULL15HOST_FIF0_EMPTY14	U4 01 I1/0 02 03 04 05 06 07 08 09 010 PLD	CLK I2 I3 I4 I5 I6 I7 I8 I9 I10 I11 I12	1 SPHSF_CLOCK 2 SPHSF_READ_0 3 SPHSF_READ_1 4 SPHSF_READ_2 5 SPHSF_READ_3 6 SPHSF_WRITE_0 7 SPHSF_WRITE_1 8 SPHSF_WRITE_2 9 SPHSF_WRITE_3 10 SPHSF_READY 11 SPHSF_FIFO_FULL 13 SPHSF_FIFO_EMPTY
SPHSF_READ_022SPHSF_READ_121SPHSF_READ_220SPHSF_READ_319SPHSF_WRITE_018SPHSF_WRITE_117SPHSF_WRITE_216SPHSF_WRITE_315SPHSF_WRITE_35	U32 01 02 03 04 05 06 07 08 PLD	I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11 I12 I13 I14	1 READY 2 SC0 3 SC1 4 SC2 5 SC3 6 WR/RD 7 ADS 8 RESET 9 SPHSF_A26 10 SPHSF_A26 10 SPHSF_A27 11 SPHSF_A28 13 SPHSF_A29 14 SPHSF_A30 23 SPHSF_A31

. . .

٠


,

SUBSTITUTE SHEET

FIG.6A

424

LHD[0..31]




HOST DATA EXCHANGE REGISTERS

FIG.6B

1/24

LHD[0..31]



SUBSTITUTE SHEET


FIG.7A HOST_DATA_[0.,31] SPHSF_DATA_[0,.63] U9 9 SPHSF_DATA_0 LHD_0 6 DØ QØ 5 LHD .1 10 SPHSF_ DATA D1 Q1 2 4 .HD SPHSF_ 11 DATA D2 Q2 3 3 .HD 12 SPHSF_ DATA D3 QЗ 27 LHD_4 16 SPHSF_ DATA D4 Q4 26 .HD .5 17 SPHSF_ D5 Q5 25 $_HD_6$ 18 SPHSF_ .6 DATA Q6 D6 24 LHD. 19 SPHSF_ 7 DATA D7 Q7 2 13 D8 Q8 7 20 XI X0/HF 21SPHSF_FIFO_EMPTY EF FL/RT HOST_RESET SPHSF_FIF0_FUL 8 FF RST SPHSF_FIFO_READ_0115 DRCLK HOST_FIFO_WRITE_ 0 >WCLK 7201 U10 9 SPHSF_DATA_8 LHD_8 6 D0 QØ 5 LHD_9 10 SPHSF_DATA 9 D1. Q1 4 _10 LHD 11 SPHSF 10 D2 Q2 3 12 SPHSF LHD _11 IΙA D3 Q3 12 27 SPHSF _HD 16 D4 Q4 26 13 17 LHD SPHSF. ΠΑΤ D5 Q5 25 LHD 14 18 SPHSF_ DATA 4

D6 Q6 24 15 LHD 19 SPHSF_ D7 Q7 2 13 D8 Q8 20 XO/HF XI 23 21 EF FL/RT 22 8 HOST_RESET RST FF 15 SPHSF_FIF0_READ_01 >RCLK FIFO_WRITE_0 HOST_ >WCLK 7201

HOST TO SPHSE FIFO BITS 0 TO 15

DATA


°/ २५



10/24




.



SPHSF TO HOST FIFO BITS 32 TO 47

SUBSTITUTE SHEET

SPHSE TO HOST FIFO BITS 48 TO 63




• = 7

FIG.8B

SUBSTITUTE SHEET


SPHSF TO HOST FIFO LOWER BITS 0 TO 15



i2/24


FIG.9B

13/24




SPHSF TO HOST FIFO LOWER BITS 16 TO 31

14/24



SPHSF TO HOST FIFO BITS 32 TO 47

FIG.10B



SPHSF TO HOST FIFO BITS 48 TO 63

' '/ '' ''

·~/*3*4

FIG.11A

.

HOST_DATA_[0.31]

4

SPHSE_DATA_[0.63]

				SPHSF_A[0.31]
	<u>U25</u>			
HOST_A0 HOST_A1 HOST_A2 HOST_A3 HOST_A3 HOST_A4 HOST_A5 HOST_A5 HOST_A6 HOST_A7 HOST_A7 HOST_A7 HOST_A7 HOST_A9 HOST_A9 HOST_A10 HOST_A11 HOST_A13 HOST_A13 HOST_A14 HOST_A15	AA 13 AA 14	64K ×	BA0 BA1 BA2 BA3 BA4 BA5 BA5 BA5 BA5 BA7 BA6 BA7 BA8 BA9 BA10 BA11 BA12 BA13 BA14 BA15	SPHSF_A0SPHSF_A1SPHSF_A2SPHSF_A3SPHSF_A3SPHSF_A5SPHSF_A5SPHSF_A6SPHSF_A7SPHSF_A7SPHSF_A8SPHSF_A9SPHSF_A10SPHSF_A11SPHSF_A12SPHSF_A13SPHSF_A14SPHSF_A15
HOST_RAM_READ_0 HOST_RAM_WRITE_0 LHD_0 LHD_1 LHD_2 LHD_3 LHD_4 LHD_5 LHD_6	ARD AWR AD0 AD1 AD2 AD3 AD4 AD5 AD6	1 6	BRD BWR BD0 BD1 BD2 BD3 BD4 BD5 BD6	SPHSF_RAM_READ_01 SPHAF_RAM_WRITE_01 SPHSF_DATA_0 SPHSF_DATA_1 SPHSF_DATA_2 SPHSF_DATA_3 SPHSF_DATA_3 SPHSF_DATA_4 SPHSF_DATA_5 SPHSF_DATA_6
LHD_7 LHD_7 LHD_8 LHD_9 LHD_10 LHD_11 LHD_12 LHD_13 LHD_14 LHD_15	AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15		BD7 BD8 BD9 BD10 BD11 BD12 BD13 BD14 BD15	SPHSF_DATA_0 SPHSF_DATA_7 SPHSF_DATA_8 SPHSF_DATA_9 SPHSF_DATA_10 SPHSF_DATA_11 SPHSF_DATA_12 SPHSF_DATA_13 SPHSF_DATA_14 SPHSF_DATA_15
	DUAL_f	PORT.	RAM	

DUAL PORT RAM BITS 0 TO 15

FIG 11B

HOST_DATA_[0.31]

.

17/24

SPHSE	ΠΑΤΑ	_[0.63]

					UATA_[U,03]
	HOST_A[0,.31]	U26			
	HOST_A11	AA0 AA1 AA2 AA3 AA4 AA5 AA6 AA7 AA8 AA9 AA10 AA11 AA12 AA13	64 K	BAØ BA1 BA2 BA3 BA3 BA5 BA5 BA5 BA5 BA5 BA5 BA5 BA10 BA11 BA12 BA13 BA14 BA15	SPHSF_A0SPHSF_A1SPHSF_A2SPHSF_A2SPHSF_A3SPHSF_A3SPHSF_A5SPHSF_A6SPHSF_A6SPHSF_A7SPHSF_A8SPHSF_A9SPHSF_A10SPHSF_A11SPHSF_A12SPHSF_A13SPHSF_A13SPHSF_A15
	HOST_RAM_READ_0 HOST_RAM_WRITE_0 LHD_16	ARD AWR ADØ	× 1 6	BRD BWR BD0	SPHSF_RAM_READ_01 SPHAF_RAM_WRITE_01 SPHSF_DATA_16
77777	LHD_18 LHD_19 LHD_20 LHD_21	AD1 AD2 AD3 AD4 AD5 AD6	U	BD1 BD2 BD3 BD4 BD5 BD6	SPHSF_DATA_17 SPHSF_DATA_18 SPHSF_DATA_19 SPHSF_DATA_20 SPHSF_DATA_21
77777	LHD_23 LHD_24 LHD_25 LHD_26 LHD_27	AD7 AD8 AD9 AD10 AD11		BD6 BD7 BD8 BD9 BD10 BD11	SPHSF_DATA_22 SPHSF_DATA_23 SPHSF_DATA_24 SPHSF_DATA_25 SPHSF_DATA_26 SPHSF_DATA_27
	LHD_29 / LHD_30 /	AD12 AD13 AD14 AD15		BD 12 BD 13 BD 14 BD 15	SPHSF_DATA_28 SPHSF_DATA_29 SPHSF_DATA_30 SPHSF_DATA_31
	Ĺ	UAL_F	PORT_	.RAM	
IN					

DUAL PORT RAM BITS 16 TO 31

SUBSTITUTE SHEET

DUAL PORT RAM BITS 32 TO 47

HOST_DATA_[0.31]	FI	G.12A	
	U27		
HOST_A0 HOST_A1 HOST_A2 HOST_A2 HOST_A3 HOST_A4 HOST_A5 HOST_A5 HOST_A5 HOST_A6 HOST_A7 HOST_A7 HOST_A7 HOST_A9 HOST_A10 HOST_A11 HOST_A13 HOST_A13 HOST_A14 HOST_A15	AA11 AA12 AA13 AA1 4 AA15	BA0 BA1 BA2 BA3 BA4 BA5 BA6 BA7 BA8 BA7 BA8 BA9 BA10 BA11 BA12 BA13 BA14 BA15	SPHSF_A0SPHSF_A1SPHSF_A2SPHSF_A2SPHSF_A3SPHSF_A4SPHSF_A5SPHSF_A6SPHSF_A6SPHSF_A7SPHSF_A8SPHSF_A9SPHSF_A10SPHSF_A11SPHSF_A12SPHSF_A13SPHSF_A13SPHSF_A14SPHSF_A15
<u>HOST_RAM_READ_1</u> <u>HOST_RAM_WRITE_1</u> <u>LHD_0</u> <u>LHD_1</u> <u>LHD_2</u> <u>LHD_3</u> <u>LHD_4</u> <u>LHD_5</u> <u>LHD_6</u> <u>LHD_7</u> <u>LHD_6</u> <u>LHD_7</u> <u>LHD_9</u> <u>LHD_10</u> <u>LHD_10</u> <u>LHD_11</u> <u>LHD_13}</u> <u>LHD_14</u> <u>LHD_15</u>	ARD AWR	 BRD BVR BD0 BD1 BD2 BD3 BD4 BD5 BD6 BD7 BD8 BD9 BD10 BD11 BD12 BD13 BD14 BD15 	SPHSF_RAM_READ_01SPHAF_RAM_WRITE_01SPHSF_DATA_32SPHSF_DATA_33SPHSF_DATA_34SPHSF_DATA_35SPHSF_DATA_36SPHSF_DATA_36SPHSF_DATA_37SPHSF_DATA_38SPHSF_DATA_38SPHSF_DATA_40SPHSF_DATA_40SPHSF_DATA_41SPHSF_DATA_41SPHSF_DATA_43SPHSF_DATA_43SPHSF_DATA_43SPHSF_DATA_45SPHSF_DATA_46SPHSF_DATA_47
	DUAL_F	ORT_RAM	

18/24 FIG.12A

8


•

			17/24	1	
	<u>.</u>	F	FIG.	12B	
	HOST_DATA_[0.31]				SPHSE_DATA_[0,63]
	HOST_A[0.31]	·		·	SPHSF_A[0,31]
		<u>U28</u>			
	HOST_A0	AAØ		BAØ	SPHSF_A0
	HOST_A1 HOST_A2	AA1 AA2		BA1 BA2	SPHSF_A1 SPHSF_A2
	HOST_A3			BA2	SPHSF_A3
	HOST_A4	AA4		BA4	SPHSF_A4
	HOST_A5	AA5		BAS	SPHSF_A5
	HOST_A6	AA6		BA6	SPHSF_A6
	HOST_A7			BA7	SPHSF_A7
	HOST_A8]AA8		BA8	SPHSF_A8
	HOST_A9	AA9	\mathbf{C}	BA9	SPHSF_A9
	HOST_A10	AA10	6	BA 10	SPHSF_A10
	HOST_A11	AA11	4	BA11	SPHSF_A11
	HOST_A12	AA12		BA12	SPHSF_A12
	HOST_A13 HOST_A14		Κ	BA13	SPHSF_A13
	HOST_A14 HOST_A15	AA14 AA15		BA 14 BA 15	SPHSF_A14 SPHSF_A15
	1031_AIO		Х	DA 10	
			\wedge		
	HOST_RAM_READ_1	ARD		BRD	SPHSF_RAM_READ_01
	HOST_RAM_WRITE_1	AWR	1	BWR	SPHAF_RAM_WRITE_01
	LHD_16	ADØ	Ō	BD0	SPHSF_DATA_48
\mathbb{N}	LHD_17	AD1	$\mathbf{\nabla}$	BD1	SPHSF_DATA_49
\mathbb{N}	LHD_18	AD2	•	BD2	SPHSF_DATA_50
\mathbb{N}	LHD_19	AD3		BD3	SPHSF_DATA_51
\mathbb{N}	LHD_20 LHD_21	AD4		BD4	SPHSF_DATA_52
\mathbb{N}	LHD_22	AD5 AD6		BD5 BD6	SPHSF_DATA_53 SPHSF_DATA_54
\mathbb{N}	LHD_23	AD7		BD7	SPHSF_DATA_55
\mathbb{N}	LHD_24	AD8		BD8	SPHSF_DATA_56
\mathbb{N}	LHD_25	AD9		BD9	SPHSF_DATA_57
\mathbb{N}^{1}	LHD_26	AD10		BD 10	SPHSF_DATA_58
N	LHD_27	AD11		BD11	SPHSF_DATA_59
N	LHD_28	AD12		BD12	SPHSF_DATA_60
\mathbb{N}	LHD_29	AD13		BD13	SPHSF_DATA_61
\mathbb{N}	LHD_30	AD14		BD14	SPHSF_DATA_62
$ \setminus $	LHD_31	AD15		BD15	SPHSF_DATA_63
					•
		DUAL_	PORT_	RAM	

•

DUAL PORT RAM BITS 48 TO 63





SPECIAL PURPOSE HIGH SPEED FUNCTION

	D0 D1 D2 D3 D4 D5 D6 D7	116 SPHSF_DATA_0 115 SPHSF_DATA_1 132 SPHSF_DATA_2 131 SPHSF_DATA_3 147 SPHSF_DATA_4 130 SPHSF_DATA_5 163 SPHSF_DATA_6 129 SPHSF_DATA_7
	D8 D9 D10 D11 D12 D13 D14 D15	145 SPHSF_DATA_8 146 SPHSF_DATA_9 162 SPHSF_DATA_10 128 SPHSF_DATA_11 161 SPHSF_DATA_12 127 SPHSF_DATA_13 143 SPHSF_DATA_14 144 SPHSF_DATA_15
	D16 D17 D18 D19 D20 D21 D22 D23	160 SPHSF_DATA_16 126 SPHSF_DATA_17 159 SPHSF_DATA_18 142 SPHSF_DATA_19 158 SPHSF_DATA_20 125 SPHSF_DATA_21 141 SPHSF_DATA_22 124 SPHSF_DATA_23
64_BIT_CPU	D24 D25 D26 D27 D28 D29 D30 D31	157 SPHSF_DATA_24 140 SPHSF_DATA_25 156 SPHSF_DATA_26 123 SPHSF_DATA_27 139 SPHSF_DATA_28 122 SPHSF_DATA_29 138 SPHSF_DATA_30 121 SPHSF_DATA_31

U31.

ī

SPHSF_DATA_[0..63]

FIG.13B

.

FIG 13C

• . •

•

¥

24/24

SPHSF_DATA_[0.63]

U31		
	D32 D33 D34 D35 D36 D37 D38 D38 D39	120 SPHSF_DATA_32 114 SPHSF_DATA_33 107 SPHSF_DATA_34 108 SPHSF_DATA_35 101 SPHSF_DATA_36 102 SPHSF_DATA_37 100 SPHSF_DATA_38 96 SPHSF_DATA_39
	D40 D41 D42 D43 D43 D44 D45 D45 D46 D47	94SPHSF_DATA_4095SPHSF_DATA_4189SPHSF_DATA_4290SPHSF_DATA_4388SPHSF_DATA_4483SPHSF_DATA_4582SPHSF_DATA_4684SPHSF_DATA_47
	D48 D49 D50 D51 D52 D53 D54 D54 D55	76SPHSF_DATA_4877SPHSF_DATA_4970SPHSF_DATA_5078SPHSF_DATA_5164SPHSF_DATA_5271SPHSF_DATA_5365SPHSF_DATA_5472SPHSF_DATA_55
	D56 D57 D58 D59 D60 D61 D62 D63	58SPHSF_DATA_5666SPHSF_DATA_5759SPHSF_DATA_5853SPHSF_DATA_5937SPHSF_DATA_6060SPHSF_DATA_6138SPHSF_DATA_6254SPHSF_DATA_63

64_BIT_CPU

SPECIAL PURPOSE HIGH SPEED FUNCTION

SUBSTITUTE	SHEET
------------	-------


64_BIT_CPU SPECIAL PURPOSE HIGH SPEED FUNCTION

FIG.13D	
SPHSF_A[031]	
	U31
SPHSF_A3 61 SPHSF_A4 62	A3
SPHSF_A5 55	A4
SPHSF_A6 49	A5 A6
SPHSF_A7 48	A7
SPHSF_A8 31 SPHSF_A9 47	A8
SPHSF_A10 30	A9
SPHSF_A11 46	A 10 A 1 1
SPHSF_A12 13	A12
SPHSF_A13 29 SPHSF_A14 45	A13
SPHSF_A15 28	A14
SPHSF_A16 44	A 15
SPHSF_A17 12	A 16 A 17
SPHSF_A18 27	A 18
SPHSF_A19 11 SPHSF_A20 26	A 19
SPHSF_A21 10	A20
SPHSF_A22 42	A21 A22
SPHSF_A23 9	AZZ A23
SPHSF_A24 25 SPHSF_A25 8	A24
SPHSF_A25 8 SPHSF_A26 41	A25
SPHSF_A27 24	A26
SPHSF_A28 23	A27 A28
SPHSF_A29 7	A20 A29
SPHSF_A30 40 SPHSF_A31 6	A30
	A31

i.

,

,



FIG, 13E

SUBSTITUTE SHEET

INTERNATIONAL SEARCH REPORT

International Application No. PCT/US91/05006

I. CLAS	SSIFICATION OF SUBJECT MATTER (if several cla	International Application No PCL	/0391/03000
	ing to International Patent Classification (JPC) or to both I	National Classification and IPC J.S. Cl. 395/325	· · · · · · · · · · · · · · · · · · ·
II FIEL	DS SEARCHED		
	Minimum Docur	nentation Searched +	
Classifica	tion System	Classification Symbols	
ť.s.	C1. 395/325,800		
	Documentation Searched othe to the Extent that such Documer	er than Minimum Documentation hts are included in the Fields Searched #	
III DOC	UMENTS CONSIDERED TO BE RELEVANT		
	Citation of Document, 14 with indication, where a	ppropriate, of the relevant passages 17	Relevant to Claim No. 18
Y	US, A, 4,246,637 (BROWN) 20 JANUARY 1981 (20.01.81) Note (Fig. 1, element 22; Col. 2, lines 17-20; Col. 3, lines 36-38)		1–11
Y	US, A, 4,860,244 (BRUCKERT) 22 AUGUST 1989 (22.08.89) Note (Abstract; Col. 2 and 3; Fig. 6)		2–6
Y,P	US, A, 4,953,930 (RAMSEY) 04 SEPTEMBER 1990 (04.09.90) Note (Col. 3, lines 18-36; Col. 2, lines 60 and 61; Abstract)		7-9,11
A	US, A, 4,591,973 (FERRIS, III) 27 MAY 1986 (27.05.86)		1-11
A	US, A, 4,309,754 (DINWIDDIE, JR.) 05 JANUARY 1982 (05.01.82)		1–11
	·		
	categories of cited documents; 13 ument defining the general state of the art which is not	"T" later document published after the	international filing date
"E" earlier document but published on or after the international filing date "X" document of particular relevance; the claimed invention		or theory underlying the	
which is cited to establish the publication date of another		the claimed invention	
"O" docu othe	iment referring to an oral disclosure, use, exhibition or r means	Cannot be considered to involve an document is combined with one or ments, such combination being obt in the art.	inventive step when the more other such docu-
	ment published prior to the international filing date but than the priority date claimed	"4" document member of the same pat	ent family
	FICATION	-	
	Actual Completion of the International Search ³	Date of Mailing of this International Search Report 3 11DEC 1991	
	Searching Authority 1	Signature of Authorized Dicer 3 No off Maryen	
SA/US	V210 (second sheet) (May 1986)	INTERNATIONAL DIVISION	

: